## Advanced Implantation Detector Array (AIDA) Second BRIKEN Workshop RIKEN 30-31 July 2013

presented by Tom Davinson on behalf of the AIDA collaboration (Edinburgh – Liverpool – STFC DL & RAL)

> Tom Davinson School of Physics & Astronomy The University of Edinburgh

## **AIDA: Introduction**

NEUTRON DETECTOR

RADIOACTIVE

REAM

GE WARRAY

DSSD IMPLANTATION


DETECTOR

#### Advanced Implantation Detector Array (AIDA)

UK collaboration: University of Edinburgh, University of Liverpool, STFC Daresbury Laboratory & STFC Rutherford Appleton Laboratory

- SuperFRS
- Exotic nuclei ~ 50 200MeV/u
- Implant decay correlations
- Multi-GeV implantation events
- Subsequent low-energy decays
- Tag events for gamma and neutron detector arrays


```
Detector: multi-plane Si DSSD array
wafer thickness 1mm
8cm x 8cm (128x128 strips) or 24cm x 8cm (384x128 strips)
Instrumentation: ASIC
low noise (<12keV FWHM), low threshold (0.25% FSR)
20GeV FSR plus (20MeV FSR or 1GeV FSR)
fast overload recovery (~μs)
spectroscopy performance
time-stamping
```



## MSL type BB18

384 x 128 strips (49152 pixels)multi-guard ring0.560mm strip pitch1mm wafer thickness

ED




## **AIDA Hardware**

Each FEE64 card acts as an independent DAQ Each data word encoded with 48-bit timestamp Data merged at network switch and time-ordered by Linux workstation

**FFF** 


Mezzanine: 4x 16 channel ASICs Cu cover EMI/RFI/light screen cooling


4x 16-bit ADC MUX readout (not visible) - 8x octal 50MSPS 14-bit ADCs - Xilinx Virtex 5 FPGA \ PowerPC 40x CPU core/Linux OS – DAQ





FEE width: 8cm Prototype – air cooling Production – recirculating coolant Gbit ethernet, timestamp, JTAG ports Power

#### Bench Tests of *Prototype* Hardware









#### **AIDA Mechanical**

- - Mechanical design for 8cm x 8cm and 24cm x 8cm DSSSDs was completed in 2010
  - Mechanical support assembly completed

- Evaluate performance of 8cm x 8cm design before proceeding to manufacture of 24cm x 8cm design
- Design compatible with BELEN, TAS, MONSTER, RISING, FATIMA etc
- Design drawings (PDF) available http://www.eng.dl.ac.uk/secure/np-work/AIDA/

## **AIDA:** status

- DSSSD with sub-contractor (MSL)
  - 8cm x 8cm & 24 x 8cm mechanical samples
  - 4x 8cm x 8cm prototypes delivered
  - $\sim$  8x 8cm x 8cm wafers + additional 0.5 $\mu$ m passivation
  - 4x 8cm x 8cm wafers on order for 2014/Q1
- Production hardware (ASIC, FEE Mezzanine PCB, FEE PCB) delivered by sub-contractors
- FEE64 Mezzanine assembly
  - 78 completed and delivered
- FEE64 PCB

-

- 50 OK
- 19 (1 of 64) channels noisy, otherwise OK
- 6 with faults requiring further tests
- FEE module assembly
  - 32 complete and tested OK
  - 8x 8cm x 8cm DSSD stack requires 16x FEE modules

## **AIDA:** status

- MACB timestamp distribution system for FEE modules
  - delivery complete

Mechanical design and infrastructure (HV, PSUs, cooling etc.)

- detector HV, FEE PSUs, cooling & FEE crates delivered
- support assembly completed


## **AIDA: outlook**

• AIDA production hardware was available for commissioning on schedule in 2011/Q3

Performance of 20GeV & 1GeV ranges meets specification

- need to optimise DSSSD-FEE coupling for 20MeV range
- progress very encouraging
- Basic data merge with MBS successfully demonstrated during AIDA+LYCCA test May 2011
  - further work required
- Continuing FEE firmware development work in progress
   DSP (64 channel digital CFD being tested)
- DAQ software development work in progress
  - interface migrated from Tcl/Tk to XML/SOAP (web-based)
  - control and management of multiple FEE modules
  - timestamp-ordered data merge (GREAT format)

## **AIDA:** homepage




## AIDA: DAQ main menu

 $( \mathbf{J} )$ 

ED

۷	Aida: Control @	nndhcp020.dl.ac	.uk - Mozilla Firefox	
<u>File Edit View</u> H	li <u>s</u> tory <u>B</u> ookmarks <u>T</u> ools <u>H</u> elp			
🗢 🔶 🔸 🏟	😢 🏫 💿 http://localhost:80	15/AIDA/Aida.tml		Google €
📷 Most Visited 🔻 🛛	🍯 Scientific Linux 🛛 🎾 Distros 🔻			
IDA	Aida: C × 💽 ASIC Contro	<b>Oiagnostics</b>	💿 Readout Co 💿 Run	n Control 💿 Statistics @
AIDA: Control @	) nndhcp020.dl.ac.uk		client addre:	ss is 127.0.0.1
Select Hardware	FEE64 nnaida8   ♦			Act on ALL FEE64
Local Controls	ASIC Control FADC Align & Control	Timestamp Control	Master Timestamp Control	MBS status & control Da
	LED Controls	Waveform capture of	controls Temperatures	
		DC Control Hardwa	re Diagnostics	
	A	raidwa	e siagnosaes	
	Save/Restore Settings	Perform TimeStam	p RESYNC Power Relay Cont	trol
	FEE64	system software interfa	ice documentation	
System functions	s (Expert users only for test/de	bugging purpose	Select required functi	ion 🗢
Empty Log Window	Send Log Window to ELog Reload	Reset Show Varia	ables Show Log Window	Enable Logging
			Last Upda	ated: February 19, 201


## **AIDA: experiment control**



F


Note – illustrates configuration controlling 8x FEE64 cards

#### **AIDA: DAQ statistics**



-

#### **AIDA:** preamplifier waveform capture



F

Data from AD9228 Octal, 50MSPS, 14-bit ADC

# **AIDA: Support Assembly**





*'All up' tests in T4 laboratory STFC Daresbury Laboratory Note Julabo Recirculating Chiller to side of assembly* 




Timestamping hardware with HDMI cabling to AIDA FEE modules

# **AIDA: FEE Power Supply** ED

Power Supply Unit (bottom) controlled by Relay unit (top). Note Raspberry Pi on top of Relay Unit which provides remote control via web

# **AIDA: Relay Control**

	Riy16 Service @ nnrpi1 - Mozilla Firefox
	Elle Edit View History Bookmarks Tools Help
	← →
	a Most Visited▼ 💿 Scientific Linux D Distros▼
	💿 AlDA 🔹 💿 Aida: Co 💿 Rly1 🗶 💿 LOCAL a 💿 ASIC Co 💿 Diagnost 💿 Readout 💿 Run Con 💿 🕨 🗣 💌
	Rly16 Control @ http nnrpi1 8015 client address is 193.62.115.20
	Port: /dev/ttyUSB0 Version: 0901 DC: 12.2V
5	Switch ON     Relay 1     Relay 2     Relay 3     Relay 4     Relay 5     Relay 7     Relay 8       Switch OFF     Relay 6
	Switch ALL On Switch ALL Off
	Empty Log Window Send Log Window to ELog Reload Reset Show Variables Show Log Window Enable Logging
	Last Updated: February 19, 2013 11:58:36
c	Done





#### Acknowledgements

My thanks to:

STFC DL P. Coleman-Smith, M. Kogimtzis, I. Lazarus, S. Letts, P. Morrall, V. Pucknell, J. Simpson & J. Strachan

*STFC RAL* D. Braga, M. Prydderch & S. Thomas

University of Liverpool T. Grahn, P. Nolan, R. Page, S. Ritta-Antila & D. Seddon

*University of Edinburgh* A. Estrade-Vaz, Z. Liu, G. Lotay & P. Woods

*University of Brighton* O. Roberts

*GSI* F. Amek, L. Cortes, J. Gerl, E. Merchan, S. Pietri *et al.* 

## **AIDA: Project Partners**

The University of Edinburgh (lead RO) Phil Woods *et al.*The University of Liverpool Rob Page *et al.*STFC DL & RAL John Simpson *et al.*

Project Manager: Tom Davinson

Further information: <u>http://www.ph.ed.ac.uk/~td/AIDA</u>

TDR - November 2008: http://www.ph.ed.ac.uk/~td/AIDA/Design/aida\_tdr.pdf